Reconfigurable computing for tool-path computationJIMENO, A; CUENCA, S.International journal, advanced manufacturing technology. 2003, Vol 21, Num 12, pp 945-951, issn 0268-3768, 7 p.Article

International Conference on Field Programmable Logic and Applications (FPL)LEONG, Philip H. W; KOCH, Andreas; BOEMO, Eduardo et al.IET computers & digital techniques (Print). 2007, Vol 1, Num 4, pp 267-321, issn 1751-8601, 54 p.Conference Paper

FPGA 2006 (Fourteenth ACM/SIGDA International Symposium on Field-Programmable Gate Arrays)ACM International Symposium on Field-Programmable Gate Arrays. 2006, isbn 1-595-93292-5, 1Vol, VIII-240 p, isbn 1-595-93292-5Conference Proceedings

FPGA'09 (proceedings of the Seventeenth ACM SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, California, USA, February 22-24, 2009)ACM International Symposium on Field-Programmable Gate Arrays. 2009, isbn 978-1-60558-410-2, 1Vol, XII-289 p, isbn 978-1-60558-410-2Conference Proceedings

Revisiting the Itoh-Tsujii Inversion Algorithm for FPGA PlatformsREBEIRO, Chester; SUJOY SINHA ROY; SANKARA REDDY, D et al.IEEE transactions on very large scale integration (VLSI) systems. 2011, Vol 19, Num 8, pp 1508-1512, issn 1063-8210, 5 p.Article

Application-dependent testing of FPGAsTAHOORI, Mehdi.IEEE transactions on very large scale integration (VLSI) systems. 2006, Vol 14, Num 9, pp 1024-1033, issn 1063-8210, 10 p.Article

12th annual IEEE symposium on field-programmable custom computing machines (Napa CA, 20-23 April 2004)Annual IEEE symposium on field-programmable custom computing machines. 2004, isbn 0-7695-2230-0, 1Vol, X-346 p, isbn 0-7695-2230-0Conference Proceedings

Accelerating DTP with reconfigurable computing enginesMACVICAR, D; SINGH, S.Lecture notes in computer science. 1998, pp 391-395, issn 0302-9743, isbn 3-540-64948-4Conference Paper

Implantation et optimisation des primitives cryptographiques = Implementation and Optimization of Cryptographic PrimitivesPornin, Thomas; Stern, Jacques.2001, 137 p.Thesis

A transmutable telecom systemMIYAZAKI, T; SHIRAKAWA, K; KATAYAMA, M et al.Lecture notes in computer science. 1998, pp 366-375, issn 0302-9743, isbn 3-540-64948-4Conference Paper

FPGA Programming for the MassesBACON, David F; RABBAH, Rodric; SHUKLA, Sunil et al.Communications of the ACM. 2013, Vol 56, Num 4, pp 56-63, issn 0001-0782, 8 p.Article

Reconfigurable computing (architectures and applications)Bertels, Koen; Cardoso, João M. P; Vassiliadis, Stamatis et al.Lecture notes in computer science. 2006, issn 0302-9743, isbn 3-540-36708-X, 1Vol, XVI-469 p, isbn 3-540-36708-XConference Proceedings

Power management for FPGAs : Power-driven design partitioningMUKHERIEE, Rajarshi; OARENCI MEMIK, Seda.Annual IEEE symposium on field-programmable custom computing machines. 2004, pp 326-327, isbn 0-7695-2230-0, 1Vol, 2 p.Conference Paper

Reconfigurable hardware as shared resource in multipurpose computersHAUG, G; ROSENSTIEL, W.Lecture notes in computer science. 1998, pp 149-158, issn 0302-9743, isbn 3-540-64948-4Conference Paper

2002 IEEE international conference on field-programmable technology ( FPT) (Hong Kong, 16-18 December 2002)IEEE international conference on field-programmable technology. 2002, isbn 0-7803-7574-2, XV, 456 p, isbn 0-7803-7574-2Conference Proceedings

The architecture of dual-mode FPGA Embedded System blocksLIN, Ernie; WILTON, Steven J. E.Custom integrated circuits conference. 2002, pp 67-70, isbn 0-7803-7250-6, 4 p.Conference Paper

The use of low cost FPGAs for tone detection circuitsCOBLEY, R. A.Communication systems & digital signal processing. International symposium. 1998, pp 109-112, 2VolConference Paper

Implementing processor arrays on FPGAsVASSANYI, I.Lecture notes in computer science. 1998, pp 446-450, issn 0302-9743, isbn 3-540-64948-4Conference Paper

An overview of power analysis attacks against field programmable gate arraysSTANDAERT, Francois-Xavier; PEETERS, Eric; ROUVROY, Gael et al.Proceedings of the IEEE. 2006, Vol 94, Num 2, pp 383-394, issn 0018-9219, 12 p.Article

Cost-Efficient SHA Hardware AcceleratorsCHAVES, Ricardo; KUZMANOV, Georgi; SOUSA, Leonel et al.IEEE transactions on very large scale integration (VLSI) systems. 2008, Vol 16, Num 8, pp 999-1008, issn 1063-8210, 10 p.Article

Effective Uses of FPGAs for Brute-Force Attack on RC4 CiphersKWOK, Sammy H. M; LAM, Edmund Y.IEEE transactions on very large scale integration (VLSI) systems. 2008, Vol 16, Num 8, pp 1096-1100, issn 1063-8210, 5 p.Article

Encrypted IP video communication systemAPETRECHIOAIE, Bogdan; MATEESCU, Luminita.Proceedings of SPIE, the International Society for Optical Engineering. 2010, Vol 7821, issn 0277-786X, isbn 978-0-8194-8330-0, 782116.1-782116.11Conference Paper

A novel FPGA configuration bitstream generation algorithm and tool developmentSIOZIOS, K; KOUTROUMPEZIS, G; TATAS, K et al.Lecture notes in computer science. 2004, pp 1116-1118, issn 0302-9743, isbn 3-540-22989-2, 3 p.Conference Paper

Hardware-in-the-loop evolution of a 3-bit multiplierLARCHEV, Gregory V; LOHN, Jason D.Annual IEEE symposium on field-programmable custom computing machines. 2004, pp 277-278, isbn 0-7695-2230-0, 1Vol, 2 p.Conference Paper

FPGA acceleration of rigid molecule interactionsVAN COURT, Tom; YONGFENG GU; HERBORDT, Martin C et al.Annual IEEE symposium on field-programmable custom computing machines. 2004, pp 300-301, isbn 0-7695-2230-0, 1Vol, 2 p.Conference Paper